Abstract. When subject to various power and substrate noise, configurable embedded memories in multimedia SoCs are importantly affected with pattern-dependant soft failures. This work investigates the effects of such failures on memory cells, arrays and circuit design. The ground bounce reduces the memory cell current more than the supply voltage drop or the substrate bias dip. A noise track-and-filter (NTAF) architecture, which is a self-timed architecture with specific layout patterns, is presented to provide the required timing relaxation, while minimizing the speed degradation. This NTAF method provides greater noise tolerance and design for manufacturing (DFM) capability. Configurable embedded SRAM and ROM in 0.18 µm CMOS process are studied.
Introduction
Since digital, mixed-signal, radio-frequency (RF), and memory blocks are integrated on a single substrate of a chip, the supply and substrate noise may not only degrade the overall system performance, but also causes sensitive blocks to suffer from functional failures. Moreover, the operating environments, which cannot be predicted by the designers of silicon-IP (SIP), vary from chip to chip across applications. Accordingly, high-quality embedded memories must be designed to operate in noisy environments in SoCs.
Previous studies have investigated the effects of supply and substrate noise on digital [1, 2], mixed-signal [3, 4] , and RF [5, 6] circuits. Also, some reports [1, 7] have noted that the supply noise dominates substrate noise. Accordingly, dedicated substrate bias and guard rings have been developed and demonstrated to be highly effective in reducing substrate noise for digital and mixed-signal circuit [8] [9] [10] .
The demands for higher speed, lower power and larger capacity embedded memories have defined the trends of multimedia SoCs. Design and manufacturing yield of embedded memories have become the bottlenecks for the success of SoCs associated with their unique characteristics of the circuit and the layout. A detailed study of the effects of power and substrate noise on the embedded memories is necessary. Unfortunately, few reports on this topic have been published. This study elucidates power and substrate noise in configurable embedded SRAM and ROM. The NTAF architecture is developed to improve the immunity to noise and DFM capability.
The remainder of this presentation is organized as follows. Section 2 discusses the proposed NTAF techniques. Section 3 discusses the proposed tracking cells in NTAF architecture under supply and substrate noise considerations. Section 4 compares the performance to that of conventional embedded memories. Section 5 draws our conclusions.
Proposed Noise Track-and-Filter Architecture

Power and Substrate Noise in Memory Cell Array
When a transient current arises in a chip, the power lines may encounter voltage drop and ground bounce which could be oscillating or ringing, mainly in response to the parasitic resistance and inductance of interconnects and bonding wires. In popular embedded memories, including SRAM and ROM, the power lines in the cell array are normally implemented using narrow-width metal lines or diffusion strips in order to meet the tight-area constraints, as depicted in Fig. 1 . Substrate contacts, which bias the substrate and prevent latch-up, are generally shared and placed outside memory cells to save silicon area. To provide the extra power mesh and substrate connections, the memory cell array is added with the strap cells. Strap cells are shared along the row (wordline) direction by every m memory cells, where, in practice, m may range from 16 to 64 for SRAM and normally exceeds 32 for ROM. Figure 1 (c) illustrates the power plan and placement of the strap cells in a typical embedded memory architecture. Although the power-line mesh and strap cells improve the supply and ground uniformities, each memory cell still has different power supply conditions because the paths to the power ports in a large memory have different resistance. During a memory access operation, when a wordline (WL) is selected, all memory cells connected to the wordline are activated, sinking current to the same ground line. More memory cells connected to the wordline constitute a larger current sink. This simultaneous current sink to a single ground line increases the voltage of the ground line and reduces the memory cell currents. Intuitively, the memory cells in the middle of the array and between the two strap cells have the worst-case wordline-induced ground bounce, because the resistance (distance) to the power connectors of an embedded memory is greatest. Hence, they suffer from the most severe cell current degradation, as presented in Fig. 2 . Additionally, ROM code-pattern is another factor in determining the variation of the ground bounce, as presented in Fig. 2(b) . It determines the number of memory cells on a particular row that discharge to the ground line. Clearly, the divided wordline methods [11] [12] [13] can reduce the wordline-induced ground bounce by reducing the number of activated memory cells in a row.
A wordline driver on the edge of a memory cell array typically has cascade buffers and large-size transistors to drive heavy loads on a wordline. The driver consumes a large peak current during the wordline transition. This switching activity induces a voltage drop and ground bounce on the power lines, and generates substrate noise near the driver by the current injection mechanism [8], as showed in Fig. 3 . This transitioninduced noise generated by the wordline drivers causes the memory cells, which are positioned close to the wordline drivers, suffer from the fluctuations in cell current.
Therefore, each memory cell may be subject to various power and substrate noise, according to its location and data pattern. This situation causes fluctuations in cell currents during the read operations and alters the bell-shape nominal distribution to a different center and/or extreme values. Figure 4 presents memory cell current degradations, which cause functional failure. This effect is stronger in larger memory cell arrays.
NTAF Architecture
In embedded memories, self-generated and external power and substrate noise lead to a variation in locationdependent voltage bias for transistors and a wide
